Abstract
Introduction
When technology moves below 0.09µm, leakage power consumption is approaching over 50% of the total power [2] , which is dominating. Suppressing leakage current is hence critical. On-chip memories, especially large cache memories, provided high performance with lower power density than logic circuits before. As a result, larger and larger portions of the die area has been occupied by cache memories. For instance, 50% of Pentium R 4 chip area and 60% of StrongARM chip area are allocated to cache structures [3] [4]. On-chip memories had lower power density, because typically only a small portion of the memories are accessed every clock cycle. It is no longer true when leakage has become a problem for transistors. Due to a large number of storage cells and the lack of stacking effect [5] to reduce leakage current, leakage power will dominate the cache power consumption and thus the total power of a chip. According to the projection in [1] , for 70nm process, more than 60% of power can be consumed in L1 caches if left unchecked. A simple but effective drowsy technique is proposed in [1] . This method implements caches with drowsy/standby mode and normal mode, where different supply voltages can be selected. The SRAM cells consume significantly less leakage power, when placed into drowsy mode by supplying lower voltage.
Many faults in memory circuits are caused by spots of extra, missing or undesired material in a small area. These defects are called spot defects (SDs) and are the primary testing target. In [6] , a complete analysis of spot defects for industrial SRAMs is presented. Functional fault models (FFMs) are defined to describe the fault behaviors, and march tests are developed based on these FFMs. The March SRD algorithm with test length 14n (n is the number of bits) is developed to detect all FFMs with deterministic data outputs at sense amplifiers [6] . Built-in self test (BIST) is a technique that enables circuits to perform testing without an expensive test equipment (ATE) [7] . BIST methods based on patterns generated by march tests are dominant for testing memories nowadays [8] . As the complexity and the size of embedded caches/memories increase, built-in self repair (BISR) is used to improve the overall yield. BISR begins with applying memory test patterns and collecting the test responses. Traditionally, the defective addresses are eliminated and substituted with redundant memory circuits [9] , so the memory yield can be dramatically increased.
Unfortunately, new fault behaviors can appear with the introduction of drowsy-mode caches or memories. In this research, we implement a drowsy SRAM cache with peripheral circuits like sense amplifier, address decoder, write circuit, etc. All possible spot defects in a memory cell are simulated in both normal mode and standby/drowsy mode using HSpice. We find new fault behaviors in drowsy mode. These fault behaviors are transformed into functional fault models, and a march algorithm is developed. A set of drowsy fault simplification rules (similar to equivalent fault identification in logic circuits) is identified to alleviate the difficulty of march test pattern generation. We demonstrate that all drowsy faults can be detected by our proposed march algorithm. Further, if a cell functions properly in normal mode but manifests its defect in drowsy mode, the Paper 3.1 1-4244-0292-1/06/$20.00 c 2006 IEEE 
